SLLS394H-SEPTEMBER 1999-REVISED MAY 2007

## HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

### **FEATURES**

- Four- ('390), Eight- ('388A), or Sixteen- ('386)
   Line Receivers Meet or Exceed the
   Requirements of ANSI TIA/EIA-644 Standard
- Integrated 110- $\Omega$  Line Termination Resistors on LVDT Products
- Designed for Signaling Rates (1) Up To 200 Mbps (See Table 1)
- SN65 Version's Bus-Terminal ESD Exceeds 15 kV
- Operates From a Single 3.3-V Supply
- Typical Propagation Delay Time of 2.6 ns
- Output Skew 100 ps (Typ) Part-To-Part Skew Is Less Than 1 ns
- LVTTL Levels Are 5-V Tolerant
- Open-Circuit Fail Safe
- Flow-Through Pinout
- Packaged in Thin Shrink Small-Outline Package With 20-mil Terminal Pitch

### DESCRIPTION

This family of four-, eight-, or sixteen-, differential line receivers (with optional integrated termination) characteristics implements the electrical low-voltage differential signaling (LVDS). signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3-V supply rail. Any of the eight or sixteen differential receivers provides a valid logical output state with a ±100-mV differential input voltage within the input range. common-mode voltage The common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes. Additionally, the high-speed switching of LVDS signals almost always requires the use of a line impedance matching resistor at the receiving end of the cable or transmission media. The LVDT products eliminate this external resistor by integrating it with the receiver.




Table 1. Maximum Recommeded Operating Speeds

PART NUMBER	ALL BUFFERS ACTIVE
SN65LVDS386, SN75LVDS386	250 Mbps
SN65LVDS388A, SN75LVDS388A	200 Mbps
SN65LVDS390, SN75LVDS390	200 Mbps

Signaling Rate, 1/t, where t is the minimum unit interval and is expressed in the units bits/s (bits per second)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# SN65LVDS386/388A/390, SN65LVDT386/388A/390 SN75LVDS386/388A/390, SN75LVDT386/388A/390







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **DESCRIPTION (CONTINUED)**


The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately  $100~\Omega$ . The transmission media may be printed-circuit board traces, backplanes, or cables. The large number of receivers integrated into the same substrate along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of clock and data for synchronous parallel data transfers. When used with its companion, 8- or 16-channel driver, the SN65LVDS389 or SN65LVDS387, over 300 million data transfers per second in single-edge clocked systems are possible with little power. (Note: The ultimate rate and distance of data transfer depends on the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)

### **AVAILABLE OPTIONS**

AVAILABLE OF HONS											
PART NUMBER	TEMPERATURE RANGE	NUMBER OF RECEIVERS	BUS-PIN ESD	SYMBOLIZATION							
SN65LVDS386DGG	–40°C to 85°C	16	15 kV	LVDS386							
SN65LVDT386DGG	–40°C to 85°C	16	15 kV	LVDT386							
SN75LVDS386DGG	0°C to 70°C	16	4 kV	75LVDS386							
SN75LVDT386DGG	0°C to 70°C	16	4 kV	75LVDT386							
SN65LVDS388ADBT	–40°C to 85°C	8	15 kV	LVDS388A							
SN65LVDT388ADBT	–40°C to 85°C	8	15 kV	LVDT388A							
SN75LVDS388ADBT	0°C to 70°C	8	4 kV	75LVDS388A							
SN75LVDT388ADBT	0°C to 70°C	8	4 kV	75LVDT388A							
SN65LVDS390D	–40°C to 85°C	4	15 kV	LVDS390							
SN65LVDS390PW	–40°C to 85°C	4	15 kV	LVDS390							
SN65LVDT390D	–40°C to 85°C	4	15 kV	LVDT390							
SN65LVDT390PW	–40°C to 85°C	4	15 kV	LVDT390							
SN75LVDS390D	0°C to 70°C	4	4 kV	75LVDS390							
SN75LVDS390PW	0°C to 70°C	4	4 kV	DS390							
SN75LVDT390D	0°C to 70°C	4	4 kV	75LVDT390							
SN75LVDT390PW	0°C to 70°C	4	4 kV	DG390							



# LOGIC DIAGRAM (POSITIVE LOGIC)




### **FUNCTION TABLE**

SNx5LVD386/388A/390 and SNx5LVDT386/388A/390									
DIFFERENTIAL INPUT <sup>(1)</sup> ENABLES <sup>(1)</sup> OUTPUT <sup>(1)</sup>									
A-B	EN	Y							
$V_{ID} \ge 100 \text{ mV}$	Н	Н							
$-100 \text{ mV} < V_{ID} \le 100 \text{ mV}$	Н	?							
V <sub>ID</sub> ≤ −100 mV	Н	L							
X	L	Z							
Open	Н	Н							

 H = high level, L = low level, X = irrelevant, Z = high impedance (off), ? = indeterminate

### **EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS**



# SN65LVDS386/388A/390, SN65LVDT386/388A/390 SN75LVDS386/388A/390, SN75LVDT386/388A/390





### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature (unless otherwise noted) (1)

			UNITS
V <sub>CC</sub> <sup>(2)</sup>	Supply voltage range		−0.5 V to 4 V
VI	Voltage range:	Voltage range: Enables or Y	
		A or B	−0.5 V to 4 V
Io	Output current	Υ	±12 mA
V <sub>ID</sub>	Differential input voltage magnitude	SN65LVDT' or SN75LVDT' only	1 V
	Electrostatic discharge: see (3)	SN65' (A, B, and GND)	Class 3, A:15 kV, B: 400 V
		SN75' (A, B, and GND)	Class 2, A:4 kV, B: 400 V
	Continuous power dissipation		See Dissipation Rating Table
T <sub>stg</sub>	Storage temperature range		−65°C to 150°C
	Lead temperature 1,6 mm (1/16 in) from	m case for 10 seconds	260°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATING TABLE**

PACKAGE	T <sub>A</sub> ≤ 25°C	DERATING FACTOR <sup>(1)</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW
DBT	1071 mW	8.5 mW/°C	688 mW	556 mW
DGG	2094 mW	16.7 mW/°C	1342 mW	1089 mW
PW	774 mW	6.2 mW/°C	496 mW	402 mW

<sup>(1)</sup> This is the inverse of the junction-to-ambient thermal resistance when board-mounted (low-k) and with no air flow.

### RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		3	3.3	3.6	V
$V_{IH}$	High-level input voltage		2			V
V <sub>IL</sub>	Low-level input voltage				0.8	V
Io	Output current	Υ	- 8		8	mA
$ V_{ID} $	Magnitude of differential input voltage	Magnitude of differential input voltage				V
V <sub>IC</sub>	Common-mode input voltage, See Figure 4		$\frac{ V_{ID} }{2}$		$2.4 - \frac{ V_{ D} }{2}$	V
					$V_{CC} - 0.8$	
T <sub>A</sub>	Operating free-air temperature	SN75'	0		70	°C
'A	Operating need an temperature	SN65'	-40		85	°C

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

<sup>(2)</sup> All voltage values, except differential I/O bus voltages, are (3) Tested in accordance with MIL-STD-883C Method 3015.7.



SLLS394H-SEPTEMBER 1999-REVISED MAY 2007

### **ELECTRICAL CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going differential input voltage three	Coo Figure 4 and Table 0			100	mV	
$V_{IT-}$	Negative-going differential input voltage th	See Figure 1 and Table 2	-100			mV	
$V_{OH}$	High-level output voltage		$I_{OH} = -8 \text{ mA}$	2.4	3		V
V <sub>OL</sub>	Low-level output voltage		I <sub>OL</sub> = 8 mA		0.2	0.4	V
		'LVDx386			50	70	
	I <sub>CC</sub> Supply current	'LVDx388A	Enabled, No load		22	40	
		'LVDx390			8	18	mA
ICC		'LVDx386				3	mA
		'LVDx388A	Disabled			3	
		'LVDx390				1.5	
		'LVDS	$V_I = 0 V$		-13	-20	
	Innut ourrent (A or B innute)	LVDS	V <sub>I</sub> = 2.4 V	-1.2	-3		
I <sub>I</sub>	Input current (A or B inputs)	'LVDT	V <sub>I</sub> = 0 V, other input open			-40	μΑ
		LVDI	$V_I = 2.4 V$ , other input open	-2.4			
I <sub>ID</sub>	Differential input current  I <sub>IA</sub> - I <sub>IB</sub>	'LVDS	$V_{IA} = 0 \text{ V}, V_{IB} = 0.1 \text{ V}, V_{IA} = 2.4 \text{ V}, V_{IB} = 2.3 \text{ V}$			±2	μΑ
I <sub>ID</sub>	Differential input current (I <sub>IA</sub> - I <sub>IB</sub> )	'LVDT	V <sub>IA</sub> = 0.2 V, V <sub>IB</sub> = 0 V, V <sub>IA</sub> = 2.4 V, V <sub>IB</sub> = 2.2 V	1.5		2.2	mA
I <sub>I(OFF)</sub>	Power-off input current (A or B inputs)	'LVDS	$V_{CC} = 0 \text{ V}, V_{I} = 2.4 \text{ V}$		12	±20	μΑ
I <sub>I(OFF)</sub>	Power-off input current (A or B inputs)	'LVDT	$V_{CC} = 0 \text{ V}, V_{I} = 2.4 \text{ V}$			±40	μΑ
I <sub>IH</sub>	High-level input current (enables)		V <sub>IH</sub> = 2 V			10	μΑ
I <sub>IL</sub>	Low-level input current (enables)		V <sub>IL</sub> = 0.8 V			10	μΑ
	High important summer		V <sub>O</sub> = 0 V			±1	
IOZ	I <sub>OZ</sub> High-impedance output current		V <sub>O</sub> = 3.6 V			10	μΑ
C <sub>IN</sub>	Input capacitance, A or B input to GND		V <sub>ID</sub> = 0.4 sin 2.5E09 t V		5		pF
Z <sub>(t)</sub>	Termination impedance		V <sub>ID</sub> = 0.4 sin 2.5E09 t V	88		132	Ω

<sup>(1)</sup> All typical values are at 25°C and with a 3.3-V supply.



### **SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output		1	2.6	4	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output		1	2.5	4	ns
t <sub>r</sub>	Output signal rise time		500	800	1200	ps
t <sub>f</sub>	Output signal fall time	See Figure 2	500	800	1200	ps
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )			150	600	ps
t <sub>sk(o)</sub>	Output skew <sup>(2)</sup>			100	400	ps
t <sub>sk(pp)</sub>	Part-to-part skew <sup>(3)</sup>				1	ns
t <sub>PZH</sub>	Propagation delay time, high-impedance-to-high-level output			7	15	ns
t <sub>PZL</sub>	Propagation delay time, high-impedance-to-low-level output	Soo Figure 2		7	15	ns
t <sub>PHZ</sub>	Propagation delay time, high-level-to-high-impedance output	See Figure 3		7	15	ns
$t_{PLZ}$	Propagation delay time, low-level-to-high-impedance output			7	15	ns

- (1) All typical values are at 25°C and with a 3.3-V supply.
- (2)  $t_{sk(o)}$  is the magnitude of the time difference between the  $t_{PLH}$  or  $t_{PHL}$  of all drivers of a single device with all of their inputs connected together.
- (3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of any two devices characterized in this data sheet when both devices operate with the same supply voltage, at the same temperature, and have the same test circuits.

### PARAMETER MEASUREMENT INFORMATION





Figure 1. Voltage Definitions

Table 2. Receiver Minimum and Maximum Input Threshold Test Voltages

APPLIED V	OLTAGES	RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON- MODE INPUT VOLTAGE		
V <sub>IA</sub>	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>		
1.25 V	1.15 V	100 mV	1.2 V		
1.15 V	1.25 V	-100 mV	1.2 V		
2.4 V	2.3 V	100 mV	2.35 V		
2.3 V	2.4 V	-100 mV	2.35 V		
0.1 V	0 V	100 mV	0.05 V		
0 V	0.1 V	-100 mV	0.05 V		
1.5 V	0.9 V	600 mV	1.2 V		
0.9 V	1.5 V	−600 mV	1.2 V		
2.4 V	1.8 V	600 mV	2.1 V		
1.8 V	2.4 V	−600 mV	2.1 V		
0.6 V	0 V	600 mV	0.3 V		
0 V	0.6 V	-600 mV	0.3 V		






NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 50 Mpps, pulse width = 10  $\pm$  0.2 ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.

Figure 2. Timing Test Circuit and Wave Forms





NOTE: All input pulses are supplied by a generator having the following characteristics:  $t_r$  or  $t_f \le 1$  ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width =  $500 \pm 10$  ns.  $C_L$  includes instrumentation and fixture capacitance within 0,06 mm of the D.U.T.






Figure 3. Enable/Disable Time Test Circuit and Wave Forms



### TYPICAL CHARACTERISTICS



|V<sub>ID</sub>| - Differential Input Voltage - V Figure 4.



CAL CHARACTERISTICS




Figure 5.






Figure 7.



### **TYPICAL CHARACTERISTICS (continued)**





# LOW-TO-HIGH PROPAGATION DELAY TIME vs FREE-AIR TEMPERATURE




Figure 10.

# HIGH-TO-LOW PROPAGATION DELAY TIME VS FREE-AIR TEMPERATURE 3.0 2.9 2.9 2.9




Figure 11.



### **APPLICATION INFORMATION**




Figure 12. Typical Application Schematic

### ANALOG AND DIGITAL GROUNDS/POWER SUPPLIES

Although it is not necessary to separate out the analog/digital supplies and grounds on the SN65LVDS/T388A and SN75LVDS/T388A, the pinout provides the user that option. To help minimize or perhaps eliminate switching noise being coupled between the two supplies, the user could lay out separate supply and ground planes for the designated pinout.

Most applications probably have all grounds connected together and all power supplies connected together. This configuration was used while characterizing and setting the data-sheet parameters.

### **FAIL SAFE**

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between -100 mV and 100 mV, and within its recommended input common-mode voltage range. TI's LVDS receiver is different in how it handles the open-input circuit situation, however.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver pulls each line of the signal pair to near  $V_{CC}$  through 300-k $\Omega$  resistors, as shown in Figure 13. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level, regardless of the differential input voltage.



### **APPLICATION INFORMATION (continued)**




Figure 13. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver is valid with less than a 100-mV differential input voltage magnitude. The presence of the termination resistor, Rt, does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.

### **EQUIPMENT**

- Hewlett Packard HP6624A DC power supply
- Tektronix TDS6604 Digital Storage Scope
- Agilent ParBERT E4832A




Figure 14. Equipment Setup



### **APPLICATION INFORMATION (continued)**




Figure 15. Typical Eye Pattern SN65LVDS386 all 16 Rx Switching at 250Mbps:  $(T_A = 25^{\circ}C; V_{CC} = 3.6V; PRBS = 2^{23-1})$  (Ch1 = xyY) (where x represents the Rx group: A, B, C, or D, y represents the Rx: 1, 2, 3, or 4)




Figure 16. Typical Eye Pattern SN65LVDS388A all 8 Rx Switching at 200Mbps:  $(T_A = 25^{\circ}C; V_{CC} = 3.6V; PRBS = 2^{23-1}) (Ch1 = xyY)$  (where x represents the Rx group: A, B, C, or D, y represents the Rx: 1 or 2)



### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN65LVDS386DGG	ACTIVE	TSSOP	DGG	64	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDS386DGGG4	ACTIVE	TSSOP	DGG	64	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDS386DGGR	ACTIVE	TSSOP	DGG	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDS386DGGRG4	ACTIVE	TSSOP	DGG	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDS388ADBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDS388ADBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDS388ADBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDS388ADBTRG4	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDS390D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS390DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS390DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS390DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS390PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS390PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS390PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDS390PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDT386DGG	ACTIVE	TSSOP	DGG	64	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDT386DGGG4	ACTIVE	TSSOP	DGG	64	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDT386DGGR	ACTIVE	TSSOP	DGG	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDT386DGGRG4	ACTIVE	TSSOP	DGG	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDT388ADBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDT388ADBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDT388ADBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDT388ADBTRG4	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN65LVDT390D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM





om 28-Aug-2008

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
SN65LVDT390DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDT390DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDT390DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDT390PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDT390PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDT390PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65LVDT390PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDS386DGG	ACTIVE	TSSOP	DGG	64	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS386DGGG4	ACTIVE	TSSOP	DGG	64	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS386DGGR	ACTIVE	TSSOP	DGG	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS386DGGRG4	ACTIVE	TSSOP	DGG	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS388ADBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS388ADBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDS390D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDS390DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDS390DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDS390DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDS390PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDS390PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDS390PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDS390PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDT386DGG	ACTIVE	TSSOP	DGG	64	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDT386DGGG4	ACTIVE	TSSOP	DGG	64	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDT386DGGR	ACTIVE	TSSOP	DGG	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDT386DGGRG4	ACTIVE	TSSOP	DGG	64	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDT388ADBT	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR





om 28-Aug-2008

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN75LVDT388ADBTG4	ACTIVE	TSSOP	DBT	38	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDT388ADBTR	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDT388ADBTRG4	ACTIVE	TSSOP	DBT	38	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
SN75LVDT390D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDT390DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDT390DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDT390DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDT390PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDT390PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDT390PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75LVDT390PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers


Reel Width (WT)



\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65LVDS386DGGR	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1
SN65LVDS388ADBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
SN65LVDS390DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDS390PWR	TSSOP	PW	16	2000	330.0	12.4	6.67	5.4	1.6	8.0	12.0	Q1
SN65LVDT386DGGR	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1
SN65LVDT388ADBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
SN65LVDT390DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN65LVDT390PWR	TSSOP	PW	16	2000	330.0	12.4	6.67	5.4	1.6	8.0	12.0	Q1
SN75LVDS386DGGR	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1
SN75LVDS390DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN75LVDS390PWR	TSSOP	PW	16	2000	330.0	12.4	6.67	5.4	1.6	8.0	12.0	Q1
SN75LVDT386DGGR	TSSOP	DGG	64	2000	330.0	24.4	8.4	17.3	1.7	12.0	24.0	Q1
SN75LVDT388ADBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
SN75LVDT390DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN75LVDT390PWR	TSSOP	PW	16	2000	330.0	12.4	6.67	5.4	1.6	8.0	12.0	Q1





\*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65LVDS386DGGR	TSSOP	DGG	64	2000	346.0	346.0	41.0
SN65LVDS388ADBTR	TSSOP	DBT	38	2000	346.0	346.0	33.0
SN65LVDS390DR	SOIC	D	16	2500	346.0	346.0	33.0
SN65LVDS390PWR	TSSOP	PW	16	2000	346.0	346.0	29.0
SN65LVDT386DGGR	TSSOP	DGG	64	2000	346.0	346.0	41.0
SN65LVDT388ADBTR	TSSOP	DBT	38	2000	346.0	346.0	33.0
SN65LVDT390DR	SOIC	D	16	2500	346.0	346.0	33.0
SN65LVDT390PWR	TSSOP	PW	16	2000	346.0	346.0	29.0
SN75LVDS386DGGR	TSSOP	DGG	64	2000	346.0	346.0	41.0
SN75LVDS390DR	SOIC	D	16	2500	346.0	346.0	33.0
SN75LVDS390PWR	TSSOP	PW	16	2000	346.0	346.0	29.0
SN75LVDT386DGGR	TSSOP	DGG	64	2000	346.0	346.0	41.0
SN75LVDT388ADBTR	TSSOP	DBT	38	2000	346.0	346.0	33.0
SN75LVDT390DR	SOIC	D	16	2500	346.0	346.0	33.0
SN75LVDT390PWR TSSOP		PW	16	2000	346.0	346.0	29.0

### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### PW (R-PDSO-G\*\*)

### 14 PINS SHOWN

### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

# D (R-PDS0-G16)

### PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



# D(R-PDSO-G16)



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# DBT (R-PDSO-G\*\*)

# PLASTIC SMALL-OUTLINE PACKAGE

30 PINS SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- 3. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-153 except 44 pin package length.



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated